Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
CARP Project
Light Logo Dark Logo
CARP Project

Home

  • CARP Contributor Homepage

Project Outline

  • CARP Core Project
  • CARP Core ISA

Taskboard

  • Taskboard

Resources and Guides

  • CARP Videos
  • ASIC Tools Setup
  • ASIC VS Setup
  • ASIC Tools Usage Guides
    • Basic Design and Simulation Guide
    • Makefile Guide
    • iVerilog Simulation Guide
    • Verilator Simulation Guide
    • Yosys Synthesis Guide
    • CocoTB Guide
  • ASIC Class Slides
  • Timing Guides
    • Constraints Presentation by Henry Evans
    • STA Presentation by Henry Evans
  • FreeRTOS References
    • FreeRTOS with RISCV
  • Presenter Slides
    • Arm vs x86 Architecture Slides
    • Intro to Computer Architecture Slides
    • Intro to ASIC Slides
    • Intro to FIFO and uArch Challenge Slides
    • BIST Slides
  • EEL Hazard Report

Fall Schedule

  • CARP Fall 2025 Schedule

Meetings

  • CARP Meeting 1
  • CARP Meeting 2
  • CARP Meeting 3
  • CARP Meeting 4
  • CARP Meeting 5
  • CARP Meeting 6 and 7
  • CARP Meeting 8
  • CARP Meeting 9
  • Verilog Meetup @ Cal Poly
Back to top

Presenter SlidesΒΆ

Arm vs x86 Architecture Slides

Intro to Computer Architecture Slides

Intro to ASIC Slides

Intro to FIFO and uArch Challenge Slides

BIST Slides

Next
Arm vs x86 Architecture Slides
Previous
FreeRTOS with RISCV
Copyright © 2025, CARP
Made with Sphinx and @pradyunsg's Furo