

Intro to Computer Arch

CARP Research Presentation 1

First: Languages

What about Hardware?

Hardware Description Languages (HDL)

Common HDLs

- VHDL
- Verilog / **SystemVerilog**

Used to describe hardware - like a **CPU**

- Compiles to a “netlist” rather than assembly

Used in testing or for deployment on FPGAs

What does a computer (CPU) do?

CPU

Executes instructions


Needs a common language to work on

- Compilers
- Assembly

Different modules, execution blocks, for different purposes

Forms of speeding up instruction execution (see next presentation 🙄)

How do the instructions execute?



RISC-V OTTER Assembly Instruction Overview

Table 12 lists RISC-V OTTER instructions; shaded instructions are pseudoinstructions

Instruction	Description	RTL	Comment
add rd,rs1,rs2	addition	$X[rd] \leftarrow X[rs1] + X[rs2]$	
addi rd,rs1,imm	addition with immediate	$X[rd] \leftarrow X[rs1] + \text{sext}(imm)$	
and rd,rs1,rs2	bitwise AND	$X[rd] \leftarrow X[rs1] \cdot X[rs1]$	
andi rd,rs1,imm	Bitwise AND immediate	$X[rd] \leftarrow X[rs1] \cdot \text{sext}(imm)$	
auipc rd,imm	add upper immediate to PC	$X[rd] \leftarrow PC + (\text{sext}(imm) < 12)$	
beq rs1,rs2,imm	branch if equal	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] == X[rs2]$	imm ≠ value
beqz rs1,imm	branch if equal to zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] == 0$	imm ≠ value
bge rs1,rs2,imm	branch if greater than or equal	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \geq_u X[rs2]$	imm ≠ value
bgeu rs1,rs2,imm	branch if greater than or equal unsigned	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \geq_o X[rs2]$	imm ≠ value
bgez rs1,imm	branch if greater than or equal to zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \geq_o 0$	imm ≠ value
bgt rs1,rs2,imm	branch if greater than	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] >_u X[rs2]$	imm ≠ value
bgtu rs1,rs2,imm	branch if greater than unsigned	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] >_o X[rs2]$	imm ≠ value
bgtz rs1,rs2,imm	branch if greater than zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] >_o 0$	imm ≠ value
ble rs1,rs2,imm	branch if less than or equal	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \leq_u X[rs2]$	imm ≠ value
bleu rs1,rs2,imm	branch if less than or equal (unsigned)	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \leq_o X[rs2]$	imm ≠ value
blez rs1,rs2,imm	branch if less than or equal zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \leq_o 0$	imm ≠ value
blt rs1,rs2,imm	branch if less than	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] <_u X[rs2]$	imm ≠ value
bltz rs1,imm	branch if less than zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] <_o 0$	imm ≠ value
bltu rs1,rs2,imm	branch if less than (unsigned)	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] <_o X[rs2]$	imm ≠ value
bne rs1,rs2,imm	branch if not equal	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \neq X[rs2]$	imm ≠ value
bnez rs1,imm	branch if not equal to zero	$PC \leftarrow PC + \text{sext}(imm) \text{ if } X[rs1] \neq 0$	imm ≠ value
call label	branch to subroutine	$X[rd] \leftarrow PC + 8; PC \leftarrow \&\text{symbol}$ WARNING: overwrites X6 (rd=X1 if rd omitted)	imm ≠ value overwrites X6
csrrc rd,csr,rs1	control & status reg read and bit clear	$X[rd] \leftarrow \text{CSR}[csr]; \text{CSR}[csr] \leftarrow \text{CSR}[csr] \& \sim rs1$	clears part of reg
csrrs rd,csr,rs1	control & status reg read and bit set	$X[rd] \leftarrow \text{CSR}[csr]; \text{CSR}[csr] \leftarrow \text{CSR}[csr] rs1$	sets part of reg
csrrw rd,csr,rs1	control & status register read & write	$X[rd] \leftarrow \text{CSR}[csr]; \text{CSR}[csr] \leftarrow rs1$	writes entire reg
csrw rs1,csr	control & status register write	$\text{CSR}[csr] \leftarrow rs1$	
j imm	unconditional branch	$PC \leftarrow PC + \text{sext}(imm)$	imm ≠ value
jal rd,imm	unconditional branch with offset	$X[rd] \leftarrow PC + 4; PC \leftarrow PC + \text{sext}(imm)$	imm ≠ value rd=X1 if rd omitd
jalr rd,rs1,imm	unconditional branch with offset & link	$X[rd] \leftarrow PC + 4; PC \leftarrow (X[rs1] + \text{sext}(imm)) \& \sim 1$	imm ≠ value rd=X1 if rd omitd
jalr rs1,imm			
jr rs1	unconditional branch to register address	$PC \leftarrow X[rs1]$	
la rd,symbol	load absolute address of symbol	$X[rd] \leftarrow \&\text{symbol}$	
lb rd,imm(rs1)	load byte	$X[rd] \leftarrow \text{sext}(M[X[rs1] + \text{sext}(imm)][7:0])$	

jr rs1	unconditional branch to register address	$PC \leftarrow X[rs1]$	
la rd,symbol	load absolute address of symbol	$X[rd] \leftarrow \&\text{symbol}$	
lb rd,imm(rs1)	load byte	$X[rd] \leftarrow \text{sext}(M[X[rs1] + \text{sext}(imm)][7:0])$	
lbu rd,imm(rs1)	load byte unsigned	$X[rd] \leftarrow \text{zext}(M[X[rs1] + \text{sext}(imm)][7:0])$	
lh rd,imm(rs1)	load halfword	$X[rd] \leftarrow \text{sext}(M[X[rs1] + \text{sext}(imm)][15:0])$	
lhu rd,imm(rs1)	load halfword unsigned	$X[rd] \leftarrow \text{zext}(M[X[rs1] + \text{sext}(imm)][15:0])$	
li rd,imm	load immediate	$X[rd] \leftarrow imm$	
lw rd,imm(rs1)	load word into register	$X[rd] \leftarrow M[X[rs1] + \text{sext}(imm)][31:0]$	
lui rd,imm	load upper immediate	$X[rd] \leftarrow imm < 12$	
mret	machine mode exception return	$PC \leftarrow \text{CSR}[mepc]; \text{CSR}[mstatus(mie) \leftarrow mstatus(mple)$	
mv rd,rs1	move	$X[rd] \leftarrow X[rs1]$	
neg rd,rs2	negate	$X[rd] \leftarrow \sim X[rs2]$	
nop	no operation	$nada(PC \leftarrow PC + 4)$	
not rd,rs2	ones complement	$X[rd] \leftarrow \sim X[rs2]$	
or rd,rs1,rs2	bitwise inclusive OR	$X[rd] \leftarrow X[rs1] X[rs2]$	
ori rd,rs1,imm	bitwise inclusive OR immediate	$X[rd] \leftarrow X[rs1] \text{sext}(imm)$	
ret	return from subroutine	$PC \leftarrow X1$	
sb rs2,imm(rs1)	store byte in memory	$M[X[rs1] + \text{sext}(imm)] \leftarrow X[rs2][7:0]$	
segez rd,rs1	set if equal to zero	$X[rd] \leftarrow (X[rs1] == 0) ? 1 : 0$	
sgtz rd,rs2	set if greater than zero	$X[rd] \leftarrow (X[rs2] >_o 0) ? 1 : 0$	
sh rs2,imm(rs1)	store halfword in memory	$M[X[rs1] + \text{sext}(imm)] \leftarrow X[rs2][15:0]$	
sw rs2,imm(rs1)	store word	$M[X[rs1] + \text{sext}(imm)] \leftarrow X[rs2]$	
sll rd,rs1,rs2	logical shift left	$X[rd] \leftarrow X[rs1] << X[rs2][4:0]$	
slli rd,rs1,imm	logical shift left immediate	$X[rd] \leftarrow X[rs1] << imm[4:0]$	
slt rd,rs1,rs2	set if less than	$X[rd] \leftarrow (X[rs1] <_u X[rs2]) ? 1 : 0$	
slti rd,rs1,imm	set if less than immediate	$X[rd] \leftarrow (X[rs1] <_u \text{sext}(imm)) ? 1 : 0$	
sltiu rd,rs1,imm	set if less than immediate unsigned	$X[rd] \leftarrow (X[rs1] <_o \text{sext}(imm)) ? 1 : 0$	
sltu rd,rs1,rs2	set if less than unsigned	$X[rd] \leftarrow (X[rs1] <_o X[rs2]) ? 1 : 0$	
sltz rd,rs1	set if less than zero	$X[rd] \leftarrow (X[rs1] <_o 0) ? 1 : 0$	
snez rd,rs2	set if not equal to zero	$X[rd] \leftarrow (X[rs2] \neq 0) ? 1 : 0$	
sra rd,rs1,rs2	arithmetic shift right	$X[rd] \leftarrow X[rs1] >>_s X[rs2][4:0]$	
srai rd,rs1,imm	arithmetic shift right immediate	$X[rd] \leftarrow X[rs1] >>_s imm[4:0]$	
srl rd,rs1,rs2	logical shift right	$X[rd] \leftarrow X[rs1] >> X[rs2][4:0]$	
srli rd,rs1,imm	logical shift right immediate	$X[rd] \leftarrow X[rs1] >> imm[4:0]$	
sub rd,rs1,rs2	subtract	$X[rd] \leftarrow X[rs1] - X[rs2]$	
xor rd,rs1,rs2	exclusive OR	$X[rd] \leftarrow X[rs1] \wedge X[rs2]$	
xori rd,rs1,imm	exclusive OR immediate	$X[rd] \leftarrow X[rs1] \wedge \text{sext}(imm)$	

Table 13: RISC-V OTTER Instructions with RTL description.

Thanks

Stick around CARP for more presentations in the future:

- Advanced CPU Architecture (CPE333 and Beyond)
- CPU vs. GPU Architecture
- Introduction to Research